ASIC / SoC Design Services
Rianta Solutions provides specialized ASIC / SoC Intellectual Property(IP) and Engineering Services for Datacenter Infrastructure, Communications Infrastructure, and Automotive Networking.
Our typical engagement with ASIC SoC customers is a project level packaging of ASIC Engineering Design and Verification Services along with IP Core and Verification IP(VIP) Products . We can also provide a full UVM verification environment that can be integrated with the customer’s sub-system or chip level environments. Our software engineering team can also offer software IP and APIs for device drivers and SDKs in order to configure and manage the underlying Rianta IP blocks.
ASIC Design Services
|
|
Rianta’s ASIC, SoC, ASSP, and FPGA design service experts can work as part of your team, providing specialized services, or we can take full ownership of a complete turnkey project. We have engagement models to suit your needs, including fixed price and time & materials options.
Rianta offers the following ASIC Design Services:
|
Top Level Design and Simulation
- Specification, Architecture, Design Partitioning
- Technology Selection
- RTL Coding Verilog/VHDL
- Design Optimization
- Design for reuse, multi-project design databases
- Power and Gate Count reduction strategies
- Floor Planning
- Simulation using Verilog-XL, VCS, Verilog-NC
- ECOs for last minute feature changes and timing closure
- Project Management, Bug/Issue Trackers, Time Trackers, Revision Control
- Automated Design and Verification using Rianta Tools
|
Synthesis, Timing Closure and Timing Analysis
- Timing analysis and closure using Synposys, Vivado
- Tcl, Perl scripting for constraint generation, synthesis and analysis
- Low power optimization
|
Design for Testability
- Scan, BIST, JTAG insertion and verification
- Test wrapper creation for 3rd party IP Cores
- ATPG vector generation, conversion and verification
- Design for Debug
- Built-In pattern generators and analyzers for lab, field and manufacturing test
|
SoC Integration and Verification
- Integration of 3rd Party and Rianta IP Cores
- Top level and 3rd Party IP Core verification
|
Physical Design Services
- Large hierarchical designs
- Low power design techniques
- RTL2GDSII
- Floorplanning (Full Chip Hierarchical and Block Level)
- Power Grid Design and Optimization
- Place & Route (PNR)
- Clock Tree Synthesis (CTS) and Clock Mesh
- Static Timing Analysis (STA) and Extraction
- Timing Closure
- Physical Verification (LVS, DRC)
- Design for Test (DFT)
- Electro Migration(EM) and IR Drop Analysis
- Experience with multiple vendor tool flows
- IP Integration expertise
- Perl and TCL Scripting languages
- Advanced Geometries experience with leading factories
|
